10/564512 IAP15 Rec'd PCT/PTO 11 JAN 2006

S3731

Description

Digital-analog converter and method for digital-analog conversion

5

10

25

30

The present invention relates to a digital-analog converter and to a method for digital-analog conversion, and particularly to a D/A converter with an array arrangement for current cells using DEM (Dynamic Element Matching) and to a corresponding conversion method.

D/A converters are today used in a wide range of applications. In such applications, a quantized analog signal must always be produced from a digital signal using a quantization device. The usual problem in this context is that the quantization device, which often comprises a multiplicity of quantization elements, cannot ensure an arbitrarily high level of accuracy for the quantized analog output signal.

To overcome the problem of inaccurate or imprecise quantization elements in D/A converters, it is known practice to use DEM (Dynamic Element Matching), as described in "Design of Multibit Delta-Sigma A/D converters" by Yves Geerts, Michael Steyaert, Willy Sansen, Kluwer Academic Publisher, ISBN 1-4020-7078-0, on pages 74 to 97. A drawback of using DEM is that D/A converters with high resolution, i.e. with a large number of quantization elements in the quantization device, require very complex hardware for this.

High-resolution D/A converters are therefore known to be preferably provided as an array arrangement of current sources, as described in European patent specification EP 0 176 981. Figure 5 shows an example of how the current sources for the individual cells 23 in the array arrangement 22 are connected in a conventional D/A converter, formed from a current

S3731 - 2 -

5

10

source array arrangement 22. In this case, a predetermined number of single cells 24 is activated, i.e. the current sources in the single cells are turned on, starting from a first cell in the top left-hand corner of the array arrangement 22 in line with a digital input signal. The individual currents from the current sources of the single cells are added at the output to form a current signal at a corresponding level. The level can essentially be calculated from the number of activated single cells times the current value for each single cell, which is assumed to be the same.

First, the drawback arises that the cells 23 in the 15 initial region, starting at the first cell at the top left, are used very much more or more frequently than the cells 23 in the final region, particularly the last cell 23 in the array arrangement 22 at the bottom left. Another drawback is that each single cell 23 in 20 practice does not deliver an exactly identical output current, such as the adjacent activated cell 24. As a result, a quantization error arises which corrupts or distorts the quantized analog current output signal from the array arrangement 22. The quantization error for the initial cells 23, starting at the first cell at 25 the top left, is then included in the output signal again and again.

It is therefore an object of the present invention to provide a D/A converter which generates a small quantization error at a high resolution. The invention achieves this object by means of the digital-analog converter in accordance with claim 1 and by means of the method for digital-analog conversion in accordance with claim 9.

The idea on which the present invention is based essentially involves combining a DEM device with a high-resolution D/A converter which has an array

S3731 - 3 -

arrangement comprising cells, preferably with current sources. This allows the area or a cohesive block of the energy sources, preferably current sources, which are turned on to be connected to any point in the array arrangement. It is thus possible for the cells in the array arrangement and hence the individual, normally imprecise, energy sources to be interchanged dynamically. In addition, each energy source, preferably current source, for the cells in the array arrangement will accordingly be turned on with the same frequency, as a result of which essentially a random spread of the individual quantization errors of a single cell is achieved in the influence on the quantized analog output signal.

15

20

25

10

The present invention solves the problem cited at the outset particularly by providing a D/A converter having: a DEM logic device for generating at least two digital output data items from the digital input data on the basis of a predetermined algorithm to determine initial cell and a final cell in the an arrangement, between which there are situated cells with energy sources to be activated; a decoder device for decoding the at least two digital output data items from the DEM device into actuation signals in order to activate the cells which are to be activated; and an array arrangement of cells for outputting at least one quantized analog signal on the basis of the actuation signals.

30

The subclaims contain advantageous developments and refinements of the digital-analog converter stated in claim 1 and of the method for digital-analog conversion stated in claim 9.

35

In line with one preferred development, the array arrangement has single cells with a respective current source.

S3731 - 4 -

In line with a further preferred development, the DEM logic device has a parallel input for supplying the digital input data, which have a predetermined bit length.

5

1 4

In line with a further preferred development, the output of the DEM logic device has two digital output data items, an arithmetic sign signal and a clock signal which are coupled to the decoder device.

10

35

In line with a further preferred development, the output of the decoder device has two row actuation signals and three column actuation signals and preferably two associated complementary row actuation signals and three complementary column actuation signals which are coupled to the array arrangement for the purpose of activating energy sources for predetermined cells.

In line with a further preferred development, the array arrangement has two mutually inverse quantized analog output signals.

In line with a further preferred development, the array arrangement has single cells with a respective local decoder device whose input respectively has two row actuation signals and three column actuation signals and preferably two associated complementary row actuation signals and three complementary column actuation signals.

In line with a further preferred development, the array arrangement has a respective edge length of at least 64 cells, corresponding to a bit length for the input signal of at least 12 bits.

In line with a further preferred development, an initial cell and a final cell in the array arrangement, between which there are situated cells with activated

S3731 - 5 -

' (

5

30

energy sources, are determined in the DEM device from the digital input data on the basis of a predetermined algorithm, and particularly when the activated cells reach the last cell in the array arrangement cells are activated in a manner adjoining the first cell in the array arrangement.

In line with a further preferred development, a DWA (Data Weighted Averaging) algorithm or a bi-DWA (bidirectional Data Weighted Averaging) algorithm or an ILA (Individual Level Averaging) algorithm is used in the DEM device in order to determine the cells in the array arrangement which are to be activated.

In line with a further preferred development, a local decoder device in a cell in the array arrangement connects an energy source in the cell to an output of the decoder device when a first column signal and a first row signal, or a second column signal and a second row signal, or a third column signal are activated.

An exemplary embodiment of the invention is shown in the drawings and is explained in more detail in the description below, in which:

figure 1 shows a schematic block diagram of a D/A converter to explain an embodiment of the present invention;

figure 2 shows a schematic circuit diagram to explain a detail of an embodiment of the present invention;

figures 3A, B show a schematic diagram of a detail of a D/A converter to explain the way in which the present invention works, with the illustrated states differing in the arithmetic sign signal;

S3731 - 6 -

figures 4A-D each show a schematic diagram to explain different algorithms; and

5 figure 5 shows a schematic cell array arrangement to explain a detail of a known D/A converter.

In the figures, identical reference symbols denote components which are the same or have the same 10 function.

Figure 1 shows a schematic block diagram of an inventive D/A converter which has a DEM Element Matching) logic device 10. The DEM logic device 10 is supplied with digital data 11 via an Preferably, the input used in this context is a parallel input which, by way of example, has with 12 lines when a supplied digital data item has a bit length of 12 bits. A clock signal 12 is likewise coupled to the DEM logic device 10. In the DEM logic device 10, two digital output data items 13, 14 and an arithmetic sign signal 15 are generated on the basis of the digital signal 11 applied to the input using a predetermined algorithm which is described below. The first digital output signal 13 from the DEM logic device 10 defines an initial cell and the second digital output signal 14 defines a final cell between which there are situated activated cells 24 (described below). Both the first digital output signal 13 and the second digital output signal 14 are supplied to a decoder device 16, for example via 12 respective lines (bit length of 12 bits). In addition, the decoder device 16 also receives the clock signal 12 and the arithmetic sign signal 15 from the logic device 10.

35

15

20

25

30

. (

In the decoder device 16, the two digital output signals 13, 14 from the DEM logic device 10 and the arithmetic sign signal 15 are converted into actuation signals 17, 18, 19, 20, 21 for an array arrangement 22

S3731 - 7 -

of individual cells 23. The actuation signals 17, 18, 19, 20, 21 are preferably structured as follows in order to activate a predetermined number of cells 23 in the array arrangement 22: a first column actuation signal 17 stipulates, together with a first row actuation signal 18, that cell 23 in the array arrangement 22 from which activated cells 24 need to start. A second column actuation signal 19 and a second row actuation signal 20 serve to stipulate the number of activated cells 24 in the last column of the array arrangement 22, which activated cells 24 need to have in order to generate a quantized output signal level 25 through activation of a predetermined intermediate number of cells. The column actuation signal 21 stipulates the completely activated columns of the array arrangement 22 for generating the quantized output signal 25.

In line with the embodiment shown in figure 1, besides the actuation signals 17, 18, 19, 20, 21 there are also associated corresponding inverse actuation signals 17', 18', 19', 20', 21'. The array arrangement 22 is preferably connected to a reference current signal 26 which has the same level as the maximum output signal 25, i.e. all of the cells in the array arrangement 22 are activated cells 24. A second output signal 25' having the difference from the reference current level 26 with respect to the quantized output signal 25 is preferably additionally provided.

30

• •

5

10

15

Figure 2 schematically shows a circuit diagram to explain an exemplary design for an individual cell 23 in the array arrangement 22. The local decoder device 27 explained with reference to figure 2 has a potential source 28 which provides 2.5 V relative to a reference-ground potential 29, for example. A current source 30 as exemplary energy source 30 delivers a constant predetermined current which flows via a first resistor 31 or a second resistor 32 as a current contribution 33

S3731 - 8 -

. .

5

to the output signal 25 shown in figure 1 or as a current contribution 34 to the output signal 25' on the basis of the actuation signals 17, 17', 18, 18', 19, 19', 20, 20', 21, 21'. For the circuit of the decoder device 27, p-channel FETs 35 and n-channel FETs 36 are preferably used whose gates are actuated by means of the actuation signals 17 to 21'.

local decoder device 27 shown The in figure 2 represents, by way of example, the logic function that 10 the current contribution 33 flows through the first resistor 31 as a contribution from an activated single cell 24 to the output current 25 shown in figure 1 when either the column actuation signal 21 or the first 15 column actuation signal and the first row actuation signal 17, 18 are activated simultaneously or the second column signal 19 and the second row signal 20 are activated simultaneously, i.e. have a high level. The output signal 25 adds the current contributions 33 from the activated cells 24. If the column actuation 20 signal 21 applied is a high level, the potential at a logic point 37 is placed at the reference-ground potential 29, as a result of which the p-channel FET 35 in the left-hand phase between the current source 30 25 and the first resistor 31 is turned on. Consequently, the current contribution 33 flows in the left-hand phase. A similar situation arises when a high level is column applied actuation signal as 17 and simultaneously as row actuation signal 18. The same 30 result is produced when the second column actuation signal 19 and at the same time the second row actuation signal 20 have a high level.

The actuation signals 17 to 21 and the associated inverted actuation signals 17' to 21' are used, so that capacitively coupled interference from these signals on the analog current contributions 33, 34 or the quantized output currents 25, 25' shown in figure 1 is, to a first approximation, eliminated. The local decoder

S3731 - 9 -

5

10

15

20

25

30

35

27 shown in figure 2 can be used to handle higher voltages 28 on the current sources 30 of each individual cell 23 in the array arrangement 22. The differential decoder 27 shown in figure 2 may also be provided with a clock synchronization block (not shown), for example.

Reference is made to figs. 3A and 3B to give a schematic explanation of the actuation of cells 23 in the array arrangement 22. The first column actuation signal 17 is designed in the manner of a vector which has the length of one matrix side of the array arrangement 22. Only the column containing the initial value of the activated cells 24 contains a one, otherwise zeroes. A similar situation applies to the second column actuation signal 19, which, as a vector, has only a one in the column containing the last of the activated cells 24. The column signal 21 is represented by a vector which has a one for each fully activated column, otherwise zeroes.

The first row actuation signal 18 is represented by a vector which has ones from the first activated cell 24 onward and is provided with zeroes before that. The second row actuation signal 20 is a vector which has a one up to the last of the activated cells 24 but is subsequently provided with zeroes. In this way, appropriate levels as shown in figure 2 are applied to the cells 23 of the array arrangement 22, as a result of which a block of active cells 24 as shown in figure generated. Each active cell 3A is 24 has predetermined output level (a predetermined current level in line with the present embodiment), and consequently the quantized output signal 25 obtained in line with figure 1 is a current value which corresponds number of activated cells 24 times the to predetermined current contribution level 33 shown in figure 2. In this case, the arithmetic sign signal 15 shown in figure 1 is provided with a low level, i.e.

S3731 - 10 -

zero, in figure 3. This means that no carry or continuation of turned-on cells 24 in an activated block which requires activated single cells 24 beyond the last cell of the array arrangement 22, and hence is continued at the first cell of the array arrangement 22 in line with figure 3B.

In the example shown in figure 3B, the cells, starting an activated cell in the right-hand block of at activated cells 24, are not sufficient to provide an 10 output signal 25 having an appropriately high level in line with the digital input signal 11 shown in figure 1, and hence the block is continued starting at the first cell of the array arrangement 22 at the top left 15 (left-hand block of activated cells 24 in figure 3B). In this context, the arithmetic sign signal has a high level, i.e. one. This ensures that despite the setting or displacement of the block of activated cells 24, following a DEM algorithm, the full reproduction range, 20 i.e. the full number of quantization levels, i.e. the total number of cells in the array arrangement 22 (columns times rows), is available. In line with the present example, it is assumed that the cell at the top left is the first cell in the array arrangement 22 and 25 the cell at the bottom right is accordingly the last cell in the array arrangement 22.

Figs. 4A to 4D show time diagrams to explain various algorithms which can be applied in the DEM logic device 10. In this case, a value which can be quantized into eight quantization levels is reproduced per time cycle. In this case, by way of example, there is thus just one row for conversion, i.e. each row shows a new sampling time, in contrast to figure 1 and figs. 3A, B, in which a sampling time is always shown for a two-dimensional cell array 22.

30

35

Figure 4A merely shows simple thermometer coding without DEM. The number behind a row represents a

S3731 - 11 -

quantized value in all of the depictions 4A to 4D. Without DEM, an output signal level (number of solid black boxes) comprising activated cells 24 is always shown starting at the first box on the left-hand side. That is to say that the left-hand box is activated much more frequently than the box on the outside right.

In the diagram shown in figure 4, the same numerical sequence (4, 2, 3, 1, 4, 5, 2, 3, 7, 2, ...) as in figure 4A is shown by activated boxes 24 at consecutive sampling times over time t, with coding in line with an ILA (Individual Level Averaging) algorithm being used. This rotatory approach positions a block of active cells 24 in the other direction at the end of the previous block at each new break time, i.e. in line with the illustration in each new row.

In the case of a DWA (Data Weighted Averaging) algorithm as shown in figure 4C, a new block of active cells 24 is always appended continuing in the same direction at the end of the previous block. When the end of the row is reached (in this case see third row) the quantized value is reproduced continuing at the front of the row.

25

30

10

15

20

, (

The diagram shown in figure 4D illustrates an example of a bi-DWA (bidirectional Data Weighted Averaging) algorithm, with the quantized values being reproduced in the uneven rows so as to attach activated cells 24 in a direction at the end of the block of activated cells 24 in the last but one row. In the second, fourth, sixth, ... rows, the blocks of activated rows 24 are accordingly always appended in the opposite direction.

35

These and further algorithms can be used in the DEM logic device 10 in order to attach blocks of activated cells 24 also in a two-dimensional array arrangement 22 as shown in figure 1 with each new clock signal at the

S3731 - 12 -

end of the block of activated cells from the previous sampling time.

Although the present invention has been described above with reference to preferred exemplary embodiments, it is not limited thereto but rather may be modified in a wide variety of ways. Although explained with reference to an input bit length of 12 bits, i.e. 4096 quantization levels, and an array arrangement 22 containing 64 rows and 64 columns (shown smaller in figures 1 and 3), the apparatus or the method may also use any smaller or larger array arrangements 22 for quantized conversion into an analog signal.

15 Instead of using current sources as energy sources 30 as shown in figure 2, it is in principle also possible to provide a voltage source having a predetermined output voltage in each cell, the output signal 25 generated by the array arrangement 22 shown in figure 1, particularly by connecting the voltage levels of the activated single cells 24 in series, being the output signal 25. In addition, the design of a cell as shown in figure 2 with the decoder device 27 is an example and may also be configured in a different way while providing the same logic function.

S3731 - 13 -

List of reference symbols

10	DEM (dynamic element matching) logic device
11	Digital input data, preferably parallel with 12
	bits
12	Clock signal
13	Digital output signal (initial cell)
14	Digital output signal (final cell)
15	Arithmetic sign signal
16	Decoder device
17	First actuation signal, column
17'	Inverted first actuation signal, column
18	First actuation signal, row
18′	Inverted first actuation signal, row
19	Second actuation signal, column
19'	Inverted second actuation signal, column
20 .	Second actuation signal, row
20'	Inverted second actuation signal, row
21	Actuation signal, full columns
21'	Inverted actuation signal, full columns
22	Array arrangement
23	Single cell in the array arrangement
24	Activated cell
25	Quantized output signal
25'	Inverted quantized output signal
26	Reference current signal
27	Local decoder device
28	Potential source
29	Reference-ground potential
30	Energy source, preferably current source
31	Resistor
32	Resistor
33	Current contribution
34	Current contribution
35	P-channel FET
36	N-channel FET
37	Node
38	Node